ABSTRACT The device mechanism from depletion to enhancement mode for ZnGa 2 O 4 metal-oxide semiconductor field effect transistors (MOSFETs) grown on the sapphire substrate by metalorganic chemical-vapor deposition was studied. It was found that the thickness of the ZnGa 2 O 4 thin-film would affect the operational mode of the MOSFETs. Under the low-voltage operation (V DS = 0.5 V), the transistors exhibited a high on/off ratio from 10 7 to 10 4 , low subthreshold swing from 150 to 330 mV/dec, high field-effect mobility from 4.2 to 0.054 cm 2 /V-s and threshold voltages from −17.8 to 4.1 V (using constant current = 1 nA). These electrical properties all depend on the thickness of the ZnGa 2 O 4 thin-film transistors. Finally, the e-mode ZnGa 2 O 4 thin-film transistor with off-state breakdown voltage over 400 V is fabricated.
I. INTRODUCTION
Recently, wide band-gap oxide materials have attracted much attention due to their wide band-gap, high-breakdown voltage, and can operate in harsh environments [1] . They can be fabricated into photodetector for deep-ultraviolet [2] - [5] , power devices and sensors [6] - [8] . Among these oxidebased materials, ZnGa 2 O 4 has the most potential to be utilized as a power device, a photodetector, and a gas sensor due to its high chemical stability and outstanding optical properties [9] . Moreover, the transistors made of ZnGa 2 O 4 grown on the sapphire substrate had been reported in our previous study [10] . In this previous study, this novel material, ZnGa 2 O 4 , shows the potential for application in transparent power electronic devices. So far, most of the reports discussed the synthesis of the ZnGa 2 O 4 nanostructure with different morphologies. There are few investigations about the device aspects of ZnGa 2 O 4 material. Also, for transparent power electronics, lots of reports discussed the b-Ga 2 O 3 material grown on the single-crystal Ga 2 O 3 substrate. The ZnGa 2 O 4 grown on the sapphire substrate shows better thermal coefficient and convenient fabrication than the Ga 2 O 3 substrate [11] , [12] . Most important of all, for sustainable development and conserving energy, normally-off and low-voltage operational transistors are extraordinarily desirable. It indicates that ZnGa 2 O 4 grown on the c-plane sapphire substrate is feasible to be future development. The phenomenon and performance of the thickness effects on the characteristics of the metal-oxide semiconductor field effect transistors (MOSFETs) will be reported in this work.
II. DEVICE STRUCTURE
The ZnGa 2 O 4 thin films with the different thickness of transistors were grown on the c-plane (0006) sapphire substrate at 600 • C by metalorganic chemical-vapor deposition. Diethylzinc (DEZn) and triethylgallium (TEGa) were employed as the Zn and Ga precursors, respectively. Purified Ar and oxygen were adapted as the carrier gases and oxidizer, respectively. After the growth, the ZnGa 2 O 4 thin-film is an n-type epilayer and the device made of ZnGa 2 O 4 is a junctionless transistor. As concerning the growth parameters and material quality, they have been reported in our previous study [13] . The thickness of the ZnGa 2 O 4 epilayer is controlled by the various growth times. To investigate the phenomenon of thickness effect on this novel material, ZnGa 2 O 4 thin-film transistors, four thicknesses samples of 70, 50, 40, and 25 nm were grown for different times. After the epilayers started growing, the process commenced with mesa isolation in an induced-coupled plasma etching system by BCl 3 /Cl 2 /Ar. A source (S) and a drain (D) were both deposited Ti/Al/Ni (50/75/25 nm) in the multilayer metals by an E-gun evaporator and patterned by a liftoff process. Next, the Al 2 O 3 dielectric layer of thickness 40 nm was deposited using ALD at 300 • C by thermal deposition. Trimethylaluminum was utilized as the Al precursor and H 2 O vapor was utilized as the oxidant. Finally, a Ni (150 nm) gate (G) electrode was deposited by an E-gun evaporator and patterned by a lift-off process again. The length of the channel, the gate electrode and the access region is L SD = 18 µm, L G = 3 µm, L GS = 5 µm, and L GD = 10 µm, respectively. The asymmetry structure in L GS and L GD is to tolerate a higher breakdown voltage. The final device geometry of the MOSFETs structure is shown in Fig. 1 . The current voltage (I-V) characteristics and breakdown voltage measurement of these samples were measured using an Agilent 1505A parameter analyzer at room temperature. exhibited a high on/off ratio from 10 7 to 10 4 , low subthreshold swing (SS) from 150 to 330 mV/dec, and high field-effect mobility (µ FE ) from 4.2 to 0.054 cm 2 /V-s, are also shown in Fig. 2 . Moreover, the "defect"-induced barrier-lowering ("D"IBL) effect is 200, 40, 13, and 9 mV/V (compared to that at V DS = 0.5 and 15 V). The results show that the "D"IBL effect is severe for the ZnGa 2 O 4 MOSFET with 70 nm thickness. It means there existed more defects in 70-nm device. It is worthy to mention that the DIBL effect becomes less with reduced thin-film thickness. Also, as the thicknesses are less than 40 nm, the enhancementmode (E-mode) and the normally-off ZnGa 2 O 4 transistor can be fabricated. As concerning the E-mode formation using ZnGa 2 O 4 with a thin thickness, this could result from the formation of a depletion region near the interface between the dielectric layer and the semiconductor epilayer. It is well known that the work function difference between gate electrode and semiconductor would form the depletion region. However, dangling bonds (DBs) exist on the surface of the semiconductor can easily trap the impurity (normally, oxygen) and result in the induced negative charges at the interface between dielectric and semiconductor [14] , [15] . Excessive band bending near the metal and the semiconductor interface may also result in a charge carrier inversion that forms the depletion region [16] . Fig. 3 (a) shows there is a native channel below the depletion region in the semiconductor which is called the junctionless transistor. An induced negative-gate voltage sweeps electrons out of the channel, thus the threshold voltage is negative. When the depletion region covers the whole channel shown in Fig. 3 (b) , the characterization of the junctionless transistor disappears. This change causes electrons to be restricted outside the depletion region until the induced positive bias helps to overcome the barrier in the channel. The polarity of the ZnGa 2 O 4 epilayer remains as an n-type, but the mode of transistors converts into an E-mode transistor. To verify this point VOLUME 6, 2018 433 epilayer. Not only would more electrons in the epilayer but less grain boundary would hinder the electrons from passing through the source to the drain terminal for the transistor with larger thickness [17] . When the grain size of the ZnGa 2 O 4 epilayer is larger, there is a smaller barrier in the epilayer. It indicates that larger grain size in ZnGa 2 O 4 takes more time and Zn content to grow [13] . Also, the thickness of the 70-nm device would have a large scale of negative threshold voltage (-17.5 V) compared to the others (approaching 0 V) not only due to the channel being not completely depleted but the influence of trapped charge. Fig. 4 shows the double sweep measurement of transfer characteristics (I DS -V GS ), the arrows represent the direction of gate voltage biasing. It indicates that trapped charge would also affect the larger scale of threshold voltage shift of 70-nm device. In the meanwhile, gate bias needs more voltage to sweep out the electrons due to the amounts of trapped charge. This may make the V th of 70-nm device be more negative and the larger scale threshold voltage shift. Also, the SS shift from forward and backward sweep indicates that the defects in 70-nm device are more than others and means the hysteresis phenomenon is severe [18] . The density of The results show that N T of 70-nm device is the largest. Fig. 5 shows the DC output I-V (I DS -V DS ) characteristics of the ZnGa 2 O 4 MOSFET at the gate voltage bias from -5 to 10 V in the depletion-mode (D-mode) and E-mode transistors, respectively. It shows that the saturation current of the D-mode transistor at V G = 10 V is larger than that in the E-mode transistor. The results depend on the thickness of the transistor. However, the E-mode transistor shows high contact resistance at low drain bias due to the poor crystallinity and small grain size in the epilayer. Thus, larger drain bias is required for electrons to overcome the grain boundary and flow easily into the epilayer for high-drain current applications.
III. RESULTS AND DISCUSSION
Also, it is important to evaluate the breakdown voltage of the transistor for power device applications. Fig. 6 shows 434 VOLUME 6, 2018 the breakdown voltage measurement for the ZnGa 2 O 4 transistors with different thicknessesmeasured for the transistors operated at the off-state. To turn off the transistor, gate bias needs to be less than V th . Also, the measurements are under the same value of (V GS -V th ) as -8 V. Biasing more negative voltage is in order to prevent the 70-nm transistor from turning on due to "D"IBL effect. The measured offstate breakdown voltage (@ 1 µA) is 223, 308, 408, and 401 corresponding to the transistor with the thickness of 70, 50, 40, and 25 nm, respectively. It is worthy to mention that these devices are developed without using the field-plate process. As concerning the breakdown field or transistors with different thicknesses, it is important but needs more time to simulate. Notably, the E-mode transistors show higher off-state breakdown voltage than D-mode transistors. It is well known that the gate bias is higher and the electric field near the gate electrode edge would be larger. This would make dielectric layer breakdown easily [6] . In Fig. 6 (a), it shows that gate current increases rapidly when drain bias is large due to dielectric layer breakdown. The drain current keeps increasing, it means that the channel is still working. Not only larger gate bias but the defects between the dielectric layer and semiconductor as (i) in the bulk, (ii) oxide trapped charge near the surface, and (iii) interface trapped charge between dielectric and active layer would also affect the off-state breakdown voltage and generate a path to make electrons flow through [19] , [20] . This could result in devices breakdown easily for the D-mode devices with larger thickness and is consistent with the result of Fig. 4 , the off-state breakdown voltage of 70-nm device is the least. Nevertheless, the larger SS difference in 25-nm device makes the drain current is not completely at the off-state as the drain voltage is about 300 V with the 25-nm device. Thus, the offstate breakdown voltage of 25-nm device is less than 40-nm device. The results are consistent with the amount of trapped charge density derived from Eq. (1), which would result from the dislocation between the ZnGa 2 O 4 and the sapphire substrate and result in the soft breakdown [10] . As mentioned above, the higher off-state breakdown voltage over 400 V VOLUME 6, 2018 435 for the E-mode ZnGa 2 O 4 MOSFETs with thinner thicknesses than those of the D-mode ZnGa 2 O 4 MOSFETs with thick thicknesses. It suggests that the off-state breakdown voltages among all the devices are due to gate oxide breakdown. As concerning the channel breakdown measurement, it is important and measured under gate being floated and drain being biased. The obtained results were shown in Fig. 7 . It was found that channel could stand for 1000 V in 70, 50, 40-nm devices and the current in the channel stops at 8 mA due to the compliance of the analyzer, and is only 564 V in device with 25 nm. It indicates that the offstate breakdown mechanism is gate oxide breakdown instead of channel breakdown due to ZnGa 2 O 4 is wide band gap material [21] . Note that the drain current increases slowly and then quickly for the E-mode ZnGa 2 O 4 MOSFETs (25 and 40 nm thickness). Because there exist a restricted region to block electrons flow through the channel until drain voltage could as large as possible to overcome the barrier in E-mode devices.
IV. CONCLUSION
E-mode ZnGa 2 O 4 MOSFETs with high-breakdown voltage over 400 V grown on the c-plane sapphire substrate was fabricated. The device properties between D-mode and E-mode are also investigated. The devices show great performance with a high on/off ratio, low SS, and high µ FE . The novel material, ZnGa 2 O 4 , is one of the most promising materials among all the metal-oxide materials.
Utilizing its characteristics of transparency and wide bandgap for easier operation in harsh environment, it is feasible to utilize this study, the thickness effects on the E-mode transistor, and the high-breakdown voltage over 400 V with optoelectronic applications in the future.
